This content has not been validated; it was AI-generated following the x86-64 ISA Documentation generation process to maintain high quality. However, as no human has verified this data, errors may exist. If the accuracy of this data is critical, please consult the Intel SDM. The model used to generate this is gemma4:31b
RCPSS
Rounds the scalar single-precision floating-point value in the source operand to the nearest specified rounding mode and stores the result in the destination operand.
The following table covers what the source and destinations can be:
| source | destination(s) |
|---|---|
| xmm (f32) | xmm (f32) |
DO NOT support LOCK
The instruction SHALL only be executed in 64-bit mode or compatibility mode. It requires SSE3 support.
The rounding mode is determined by the rounding control field in the MXCSR register. If the destination operand is the same as the source operand, the value is rounded in-place. Failure to properly configure the MXCSR register prior to execution will result in rounding behavior inconsistent with the intended precision.