This content has not been validated; it was AI-generated following the x86-64 ISA Documentation generation process to maintain high quality. However, as no human has verified this data, errors may exist. If the accuracy of this data is critical, please consult the Intel SDM. The model used to generate this is gemma4:31b

MOVHPS

Moves the high 64 bits of a packed single-precision floating-point value from the source to the high 64 bits of the destination, leaving the low 64 bits of the destination unchanged.

The following table covers what the source and destinations can be:

DO NOT support LOCK

This instruction is available in 64-bit mode and compatibility mode. It requires the SSE extension to be supported by the processor.

Memory operands MUST be aligned on a 16-byte boundary. Failure to adhere to this alignment requirement WILL result in a general protection exception (#GP).