This content has not been validated; it was AI-generated following the x86-64 ISA Documentation generation process to maintain high quality. However, as no human has verified this data, errors may exist. If the accuracy of this data is critical, please consult the Intel SDM. The model used to generate this is gemma4:31b
KTESTQ
Performs a bitwise logical AND between two 64-bit operands and sets the ZF flag in the RFLAGS register if the result is zero. The destination operand is not modified.
The following table covers what the source and destinations can be:
| source | destination(s) |
|---|---|
| reg | reg |
| m8 | reg |
DO NOT support LOCK
This instruction is available only in 64-bit mode. It is NOT supported in compatibility mode.
The destination operand is used only for the logical comparison and remains unchanged after execution. Failure to account for the non-destructive nature of this instruction compared to ANDQ may lead to logic errors in register state management.